OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR middle-end/37009 */
2
/* { dg-do compile { target { { ! *-*-darwin* } && ia32 } } } */
3
/* { dg-options "-w -msse2 -mpreferred-stack-boundary=2" } */
4
 
5
#include <emmintrin.h>
6
 
7
extern void bar (int *);
8
 
9
int
10
foo(__m128 x, __m128 y, __m128 z, __m128 a, int size)
11
{
12
  int __attribute((aligned(16))) xxx;
13
 
14
  xxx = 2;
15
  bar (&xxx);
16
  return size;
17
}
18
 
19
/* { dg-final { scan-assembler-not "and\[l\]\[ \t\]" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.