URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-7.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* PR target/40838 */
/* { dg-do compile { target { { ! *-*-darwin* } && ia32 } } } */
/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */
 
typedef int v4si __attribute__ ((vector_size (16)));
 
extern v4si y(v4si, v4si, v4si, v4si, v4si);
 
extern v4si s1, s2;
 
v4si x(void)
{
  return y(s1, s2, s1, s2, s2);
}
 
/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* PR target/40838 */`
2			`/* { dg-do compile { target { { ! --darwin* } && ia32 } } } */`
3			`/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */`
4
5			`typedef int v4si __attribute__ ((vector_size (16)));`
6
7			`extern v4si y(v4si, v4si, v4si, v4si, v4si);`
8
9			`extern v4si s1, s2;`
10
11			`v4si x(void)`
12			`{`
13			`return y(s1, s2, s1, s2, s2);`
14			`}`
15
16			`/* { dg-final { scan-assembler "andl\[\\t \]\\$-16,\[\\t \]%esp" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-7.c] - Blame information for rev 691