OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [isa-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* { dg-do run } */
2 
/* { dg-options "-march=x86-64 -msse4 -mfma4" } */
3 
 
4 
extern void abort (void);
5 
 
6 
int
7 
main ()
8 
{
9 
#if !defined __SSE__
10 
  abort ();
11 
#endif
12 
#if !defined __SSE2__
13 
  abort ();
14 
#endif
15 
#if !defined __SSE3__
16 
  abort ();
17 
#endif
18 
#if !defined __SSSE3__
19 
  abort ();
20 
#endif
21 
#if !defined __SSE4_1__
22 
  abort ();
23 
#endif
24 
#if !defined __SSE4_2__
25 
  abort ();
26 
#endif
27 
#if !defined __SSE4A__
28 
  abort ();
29 
#endif
30 
#if !defined __AVX__
31 
  abort ();
32 
#endif
33 
#if !defined __FMA4__
34 
  abort ();
35 
#endif
36 
  return 0;
37 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.