OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [mmx-3.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR target/8870 */
2
/* Originator: otaylor@redhat.com */
3
/* { dg-do compile } */
4
/* { dg-options "-O1 -mmmx -march=k8" } */
5
 
6
typedef short v4hi __attribute__ ((vector_size (8)));
7
 
8
static inline v4hi cvtsi_v4hi (int i)
9
{
10
  long long tmp = i;
11
  return (v4hi) tmp;
12
}
13
 
14
v4hi bar (unsigned short a)
15
{
16
  return cvtsi_v4hi (a);
17
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.