OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pad-10.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-skip-if "" { i?86-*-* x86_64-*-* } { "-march=*" } { "-march=atom" } } */
3
/* { dg-options "-O2 -fomit-frame-pointer -march=atom" } */
4
/* { dg-final { scan-assembler-not "nop" } } */
5
/* { dg-final { scan-assembler-not "rep" } } */
6
 
7
extern void bar ();
8
 
9
int
10
foo2 (int z, int x)
11
{
12
  if (x == 1)
13
    {
14
      bar ();
15
      return z;
16
    }
17
  else
18
    return x + z;
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.