OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr22076.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -fomit-frame-pointer -flax-vector-conversions -mmmx" } */
3
/* { dg-options "-O2 -fomit-frame-pointer -flax-vector-conversions -mmmx -mno-vect8-ret-in-mem" { target i?86-*-solaris2.[89] *-*-vxworks* } } */
4
 
5
#include <mmintrin.h>
6
 
7
__v8qi test ()
8
{
9
  __v8qi mm0 = {1,2,3,4,5,6,7,8};
10
  __v8qi mm1 = {11,22,33,44,55,66,77,88};
11
  volatile __m64 x;
12
 
13
  x = _mm_add_pi8 (mm0, mm1);
14
 
15
  return x;
16
}
17
 
18
/* { dg-final { scan-assembler-times "movq" 3 } } */
19
/* { dg-final { scan-assembler-not "movl" { target nonpic } } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.