OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr26778.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target ia32 } */
3
/* { dg-options "-O2 -march=pentium3" } */
4
 
5
typedef union {
6
  long long l;
7
  double d;
8
} db_number;
9
 
10
double test(double x[3]) {
11
  double th = x[1] + x[2];
12
  if (x[2] != th - x[1]) {
13
    db_number thdb;
14
    thdb.d = th;
15
    thdb.l++;
16
    th = thdb.d;
17
  }
18
  return x[0] + th;
19
}
20
 
21
/* { dg-final { scan-assembler-not "mov.ps" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.