OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr32708-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { ! { ia32 } } } } */
2
/* { dg-options "-O2 -mtune=core2" } */
3
 
4
typedef long long __v2di __attribute__ ((__vector_size__ (16)));
5
typedef long long __m128i __attribute__ ((__vector_size__ (16)));
6
 
7
static __inline __m128i __attribute__((__always_inline__))
8
_mm_set_epi64x (long long __q1, long long __q0)
9
{
10
  return __extension__ (__m128i)(__v2di){ __q0, __q1 };
11
}
12
 
13
__m128i long2vector(long long __i)
14
{
15
  return _mm_set_epi64x (0, __i);
16
}
17
 
18
/* { dg-final { scan-assembler-not "movq2dq" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.