OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr36222-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
 
4
typedef long long __m128i __attribute__ ((__vector_size__ (16), __may_alias__));
5
typedef int __v4si __attribute__ ((__vector_size__ (16)));
6
 
7
__m128i _mm_set_epi32 (int __q3, int __q2, int __q1, int __q0)
8
{
9
  return (__m128i)(__v4si){ __q0, __q1, __q2, __q3 };
10
}
11
 
12
/* { dg-final { scan-assembler-not "movdqa" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.