OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr36786.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { ! { ia32 } } } } */
2
 
3
typedef int DItype __attribute__ ((mode (DI)));
4
typedef unsigned int UDItype __attribute__ ((mode (DI)));
5
typedef int TItype __attribute__ ((mode (TI)));
6
 
7
__floattisf (TItype u)
8
{
9
  DItype hi = u >> (8 * 8);
10
  UDItype count, shift;
11
  hi = u >> shift;
12
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.