URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr37434-2.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -mtune=core2 -msse2" } */
 
typedef short __v8hi __attribute__ ((__vector_size__ (16)));
typedef long long __m128i __attribute__ ((__vector_size__ (16)));
__m128i Set_AC4R_SETUP_I( const short *val ) {
  short D2073 = *val;
  short D2076 = *(val + 2);
  short D2079 = *(val + 4);
  __v8hi D2094 = {D2073, D2076, D2079, 0, D2073, D2076, D2079, 0};
  return (__m128i)D2094;
}
 
/* { dg-final { scan-assembler "pinsrw" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -mtune=core2 -msse2" } */`
3
4			`typedef short __v8hi __attribute__ ((__vector_size__ (16)));`
5			`typedef long long __m128i __attribute__ ((__vector_size__ (16)));`
6			`__m128i Set_AC4R_SETUP_I( const short *val ) {`
7			`short D2073 = *val;`
8			`short D2076 = *(val + 2);`
9			`short D2079 = *(val + 4);`
10			`__v8hi D2094 = {D2073, D2076, D2079, 0, D2073, D2076, D2079, 0};`
11			`return (__m128i)D2094;`
12			`}`
13
14			`/* { dg-final { scan-assembler "pinsrw" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr37434-2.c] - Blame information for rev 724