OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr37434-3.c] - Blame information for rev 696

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse4.1" } */
3
 
4
typedef char __v16qi __attribute__ ((__vector_size__ (16)));
5
typedef long long __m128i __attribute__ ((__vector_size__ (16)));
6
__m128i Set_AC4R_SETUP_I( const char *val ) {
7
  char D2073 = *val;
8
  char D2074 = *(val + 1);
9
  char D2075 = *(val + 2);
10
  char D2076 = *(val + 3);
11
  char D2077 = *(val + 4);
12
  char D2078 = *(val + 5);
13
  char D2079 = *(val + 6);
14
  __v16qi D2094 = {D2073, D2074, D2075, D2076,  D2077, D2078, D2079, 0,
15
  D2073, D2074, D2075, D2076,  D2077, D2078, D2079, 0};
16
  return (__m128i)D2094;
17
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.