OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr40957.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -mavx" } */
3
 
4
typedef int __v8si __attribute__((__vector_size__(32)));
5
typedef long long __m256i __attribute__((__vector_size__(32), __may_alias__));
6
 
7
static __m256i
8
_mm256_set1_epi32 (int __A)
9
{
10
  return __extension__ (__m256i)(__v8si){ __A, __A, __A, __A,
11
                                          __A, __A, __A, __A };
12
}
13
__m256i
14
foo ()
15
{
16
  return _mm256_set1_epi32 (-1);
17
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.