OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr42589.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target ia32 } */
3
/* { dg-skip-if "" { i?86-*-* x86_64-*-* } { "-march=*" } { "-march=i486" } } */
4
/* { dg-options "-O2 -march=i486" } */
5
 
6
void
7
foo (unsigned long long *p)
8
{
9
  unsigned long long tmp;
10
  tmp = *p;
11
  tmp = (tmp >> 32) | (tmp << 32);
12
  tmp = (((tmp & 0xff00ff00ff00ff00ULL) >> 8)
13
         | ((tmp & 71777214294589695ULL) << 8));
14
  *p = (((tmp & 0xffff0000ffff0000ULL) >> 16)
15
        | ((tmp & 281470681808895ULL) << 16));
16
}
17
 
18
/* { dg-final { scan-assembler-times "bswap" 2 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.