OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr45336-1.c] - Blame information for rev 704

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* PR target/45336 */
2 
/* { dg-do compile } */
3 
/* { dg-options "-O2 -msse4 -mtune=generic" } */
4 
/* { dg-final { scan-assembler-not "movsbl" } } */
5 
/* { dg-final { scan-assembler-not "movswl" } } */
6 
/* { dg-final { scan-assembler-not "movzbl" } } */
7 
/* { dg-final { scan-assembler-not "movzwl" } } */
8 
/* { dg-final { scan-assembler-not "cwtl" } } */
9 
/* { dg-final { scan-assembler "pextrb" } } */
10 
/* { dg-final { scan-assembler "pextrw" } } */
11 
/* { dg-final { scan-assembler "pextrd" { target { ! x86_64-*-mingw* } } } } */
12 
 
13 
#include <smmintrin.h>
14 
unsigned int foo8(__m128i x) { return _mm_extract_epi8(x, 4); }
15 
unsigned int foo16(__m128i x) { return _mm_extract_epi16(x, 3); }
16 
unsigned int foo32(__m128i x) { return _mm_extract_epi32(x, 2); }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.