OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr45352-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-mtune=amdfam10 -O3 -fpeel-loops -fselective-scheduling2 -fsel-sched-pipelining -fPIC" } */
3
 
4
static int FIR_Tab_16[16][16];
5
 
6
void
7
V_Pass_Avrg_16_C_ref (int *Dst, int *Src, int W, int BpS, int Rnd)
8
{
9
  while (W-- > 0)
10
    {
11
      int i, k;
12
      int Sums[16] = { };
13
      for (i = 0; i < 16; ++i)
14
        for (k = 0; k < 16; ++k)
15
          Sums[k] += FIR_Tab_16[i][k] * Src[i];
16
      for (i = 0; i < 16; ++i)
17
        Dst[i] = Sums[i] + Src[i];
18
    }
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.