URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr45739.c] - Blame information for rev 700

Go to most recent revision | Details | Compare with Previous | View Log


/* PR rtl-optimization/45739 */
/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
 
#include <emmintrin.h>
 
__m128i var;
 
void
foo (void)
{
  __m128i zero = _mm_setzero_si128 ();
  var = _mm_xor_si128 (zero, var);
}
 
void
bar (void)
{
  __m128i zero = _mm_setzero_si128 ();
  var = _mm_or_si128 (var, zero);
}
 
/* { dg-final { scan-assembler-not "pxor\[^\n\]*xmm" } } */
/* { dg-final { scan-assembler-not "por\[^\n\]*xmm" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* PR rtl-optimization/45739 */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-O2 -msse2" } */`
4
5			`#include <emmintrin.h>`
6
7			`__m128i var;`
8
9			`void`
10			`foo (void)`
11			`{`
12			`__m128i zero = _mm_setzero_si128 ();`
13			`var = _mm_xor_si128 (zero, var);`
14			`}`
15
16			`void`
17			`bar (void)`
18			`{`
19			`__m128i zero = _mm_setzero_si128 ();`
20			`var = _mm_or_si128 (var, zero);`
21			`}`
22
23			`/* { dg-final { scan-assembler-not "pxor\[^\n\]xmm" } } /`
24			`/* { dg-final { scan-assembler-not "por\[^\n\]xmm" } } /`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr45739.c] - Blame information for rev 700