OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr45830.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR target/45830 */
2
/* { dg-do compile } */
3
/* { dg-options "-O2 -fdump-tree-switchconv-all -mtune=generic" } */
4
 
5
int
6
foo (int *a)
7
{
8
  switch (*a)
9
    {
10
    case 0:
11
    case 3:
12
    case 1:
13
    case 2:
14
    case 4:
15
    case 23:
16
    case 26:
17
    case 19:
18
    case 5:
19
    case 21:
20
    case 20:
21
    case 22:
22
    case 27:
23
      return 1;
24
    default:
25
      return 0;
26
    }
27
}
28
 
29
/* { dg-final { scan-tree-dump "Expanding as bit test is preferable" "switchconv" } } */
30
/* { dg-final { scan-assembler-not "CSWTCH" } } */
31
/* { dg-final { cleanup-tree-dump "switchconv" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.