OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr46178.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -m8bit-idiv -fira-algorithm=priority" } */
3
/* This is the same as divmod-5.c, just with different options which
4
   trigger an ICE.  We don't look at the output.  */
5
 
6
extern void foo (int, int, int, int, int, int);
7
 
8
void
9
bar (int x, int y)
10
{
11
  foo (0, 0, 0, 0, x / y, x % y);
12
}
13
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.