URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr46253.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O -g -mf16c -mtune=generic -dp" } */
 
typedef __m256i __attribute__ ((__vector_size__ (32)));
 
__m256i bar (void);
void foo (void)
{
  int i = 0;
  bar ();
  __builtin_ia32_vzeroupper ();
  while (++i);
}
 
/* { dg-final { scan-assembler-times "avx_vzeroupper" 1 } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O -g -mf16c -mtune=generic -dp" } */`
3
4			`typedef __m256i __attribute__ ((__vector_size__ (32)));`
5
6			`__m256i bar (void);`
7			`void foo (void)`
8			`{`
9			`int i = 0;`
10			`bar ();`
11			`__builtin_ia32_vzeroupper ();`
12			`while (++i);`
13			`}`
14
15			`/* { dg-final { scan-assembler-times "avx_vzeroupper" 1 } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr46253.c] - Blame information for rev 691