OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr47312.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR target/47312 */
2
/* { dg-do link } */
3
/* { dg-require-effective-target lto } */
4
/* { dg-require-effective-target xop } */
5
/* { dg-require-effective-target c99_runtime } */
6
/* { dg-options "-O -flto -mno-sse3 -mxop" } */
7
/* { dg-add-options c99_runtime } */
8
 
9
extern double fma (double, double, double);
10
extern float fmaf (float, float, float);
11
extern long double fmal (long double, long double, long double);
12
 
13
volatile float f;
14
volatile double d;
15
volatile long double ld;
16
 
17
int
18
main ()
19
{
20
  f = fmaf (f, f, f);
21
  d = fma (d, d, d);
22
  ld = fmal (ld, ld, ld);
23
  __asm__ volatile ("" : : "r" (&f), "r" (&d), "r" (&ld) : "memory");
24
  return 0;
25
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.