OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr48084-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
 
4
typedef int __m64 __attribute__ ((__vector_size__ (8), __may_alias__));
5
typedef float __v2sf __attribute__ ((__vector_size__ (8)));
6
typedef float __m128 __attribute__ ((__vector_size__ (16), __may_alias__));
7
typedef float __v4sf __attribute__ ((__vector_size__ (16)));
8
void
9
_mm_storeh_pi (__m64 *__P, __m128 __A)
10
{
11
  __builtin_ia32_storehps ((__v2sf *)__P, (__v4sf)__A);
12
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.