URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr48084-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
 
typedef int __m64 __attribute__ ((__vector_size__ (8), __may_alias__));
typedef char __v8qi __attribute__ ((__vector_size__ (8)));
void
_mm_maskmove_si64 (__m64 __A, __m64 __N, char *__P)
{
    __builtin_ia32_maskmovq ((__v8qi)__A, (__v8qi)__N, __P);
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -msse2" } */`
3
4			`typedef int __m64 __attribute__ ((__vector_size__ (8), __may_alias__));`
5			`typedef char __v8qi __attribute__ ((__vector_size__ (8)));`
6			`void`
7			`_mm_maskmove_si64 (__m64 __A, __m64 __N, char *__P)`
8			`{`
9			`__builtin_ia32_maskmovq ((__v8qi)__A, (__v8qi)__N, __P);`
10			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr48084-2.c] - Blame information for rev 691