URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr49168-1.c] - Blame information for rev 700

Go to most recent revision | Details | Compare with Previous | View Log


/* PR target/49168  */
/* { dg-do compile } */
/* { dg-options "-O2 -msse2 -mtune=generic" } */
/* { dg-final { scan-assembler-not "movdqa\[\t \]*%xmm\[0-9\]\+,\[^,\]*" } } */
/* { dg-final { scan-assembler "movdqu\[\t \]*%xmm\[0-9\]\+,\[^,\]*" } } */
 
void
flt128_va (void *mem, __float128 d)
{
  __builtin_memcpy (mem, &d, sizeof (d));
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* PR target/49168 */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-O2 -msse2 -mtune=generic" } */`
4			`/* { dg-final { scan-assembler-not "movdqa\[\t \]%xmm\[0-9\]\+,\[^,\]" } } */`
5			`/* { dg-final { scan-assembler "movdqu\[\t \]%xmm\[0-9\]\+,\[^,\]" } } */`
6
7			`void`
8			`flt128_va (void *mem, __float128 d)`
9			`{`
10			`__builtin_memcpy (mem, &d, sizeof (d));`
11			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr49168-1.c] - Blame information for rev 700