OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [rotate-2.c] - Blame information for rev 704

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { ! { ia32 } } } } */
2
/* { dg-options "-O2" } */
3
 
4
typedef unsigned int UTItype __attribute__ ((mode (TI)));
5
 
6
void foo (UTItype *);
7
 
8
UTItype
9
test (void)
10
{
11
  UTItype c = 0;
12
  foo (&c);
13
  c = c >> 5 | c << 123;
14
  return c;
15
}
16
/* { dg-final { scan-assembler-times "shrdq" 2 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.