OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-8.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR target/14343 */
2
/* Origin: <Pawe Sikora <pluto@ds14.agh.edu.pl> */
3
 
4
/* { dg-do compile } */
5
/* { dg-require-effective-target ia32 } */
6
/* { dg-options "-march=pentium3" } */
7
 
8
int main()
9
{
10
  typedef long long int v __attribute__ ((vector_size (16)));
11
  v a, b;
12
  a = b;
13
  return 0;
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.