OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-maxss-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2 -msse" } */
3
/* { dg-require-effective-target sse } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <xmmintrin.h>
16
 
17
static __m128
18
__attribute__((noinline, unused))
19
test (__m128 s1, __m128 s2)
20
{
21
  return _mm_max_ss (s1, s2);
22
}
23
 
24
static void
25
TEST (void)
26
{
27
  union128 u, s1, s2;
28
  float e[4];
29
 
30
  s1.x = _mm_set_ps (24.43, 68.346, 43.35, 546.46);
31
  s2.x = _mm_set_ps (1.17, 2.16, 3.15, 4.14);
32
  u.x = test (s1.x, s2.x);
33
 
34
  e[0] = s1.a[0] > s2.a[0] ? s1.a[0]:s2.a[0];
35
  e[1] = s1.a[1];
36
  e[2] = s1.a[2];
37
  e[3] = s1.a[3];
38
 
39
  if (check_union128 (u, e))
40
    abort ();
41
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.