OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-init-v2di-2.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { ! { ia32 } } } } */
2
/* { dg-options "-O2 -msse4 -march=core2 -dp" } */
3
 
4
#include <emmintrin.h>
5
 
6
__m128i
7
test (long long b)
8
{
9
  return _mm_cvtsi64_si128 (b);
10
}
11
 
12
/* { dg-final { scan-assembler-times "\\*vec_concatv2di_rex64/4" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.