OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-maskmovdqu.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target sse2 } */
3
/* { dg-options "-O2 -msse2" } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse2-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse2_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <emmintrin.h>
16
 
17
#ifndef MASK
18
#define MASK 0x7986
19
#endif
20
 
21
#define mask_v(pos) (((MASK & (0x1 << (pos))) >> (pos)) << 7)
22
 
23
void static
24
TEST (void)
25
{
26
  __m128i src, mask;
27
  char s[16] = { 1,-2,3,-4,5,-6,7,-8,9,-10,11,-12,13,-14,15,-16 };
28
  char m[16];
29
 
30
  char u[20] = { 0 };
31
  int i;
32
 
33
  for (i = 0; i < 16; i++)
34
    m[i] = mask_v (i);
35
 
36
  src = _mm_loadu_si128 ((__m128i *)s);
37
  mask = _mm_loadu_si128 ((__m128i *)m);
38
 
39
  _mm_maskmoveu_si128 (src, mask, u+3);
40
 
41
  for (i = 0; i < 16; i++)
42
    if (u[i+3] != (m[i] ? s[i] : 0))
43
      abort ();
44
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.