OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-movdqu-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse2-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse2_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <emmintrin.h>
16
 
17
static void
18
__attribute__((noinline, unused))
19
test (__m128i *p, __m128i a)
20
{
21
  return _mm_storeu_si128 (p, a);
22
}
23
 
24
static void
25
TEST (void)
26
{
27
  union128i_d u;
28
  int e[4]  = {0};
29
 
30
  u.x = _mm_set_epi32 (1, 2, 3, 4);
31
 
32
  test ((__m128i *)e, u.x);
33
 
34
  if (check_union128i_d (u, e))
35
    abort ();
36
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.