OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-movq-3.c] - Blame information for rev 704

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run { target { ! { ia32 } } } } */
2
/* { dg-require-effective-target sse2 } */
3
/* { dg-options "-O2 -msse2" } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse2-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse2_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <emmintrin.h>
16
 
17
static long long
18
__attribute__((noinline, unused))
19
test (__m128i b)
20
{
21
  return _mm_cvtsi128_si64 (b);
22
}
23
 
24
static void
25
TEST (void)
26
{
27
  union128i_q u;
28
  long long e;
29
 
30
  u.x = _mm_set_epi64x (4294967295133LL, 3844294967295133LL);
31
  e = test (u.x);
32
  if (e != u.a[0])
33
    abort ();
34
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.