OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-psrlq-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse2-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse2_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <emmintrin.h>
16
 
17
static __m128i
18
__attribute__((noinline, unused))
19
test (__m128i s1, __m128i c)
20
{
21
  return _mm_srl_epi64 (s1, c);
22
}
23
 
24
static void
25
TEST (void)
26
{
27
  union128i_q u, s, c;
28
  long long e[2] = {0};
29
  unsigned long long tmp;
30
  int i;
31
 
32
  s.x = _mm_set_epi64x (-1, 0xf);
33
  c.x = _mm_set_epi64x (60,50);
34
 
35
  u.x = test (s.x, c.x);
36
 
37
  if (c.a[0] < 64)
38
    for (i = 0; i < 2; i++){
39
      tmp = s.a[i];
40
      e[i] =tmp >> c.a[0];
41
    }
42
 
43
  if (check_union128i_q (u, e))
44
    abort ();
45
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.