OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [ssetype-5.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* This test checks for absolute memory operands.  */
3
/* { dg-require-effective-target nonpic } */
4
/* { dg-options "-O2 -msse2 -march=k8" } */
5
/* { dg-final { scan-assembler "pand\[^\\n\]*magic" } } */
6
/* { dg-final { scan-assembler "pandn\[^\\n\]*magic" } } */
7
/* { dg-final { scan-assembler "pxor\[^\\n\]*magic" } } */
8
/* { dg-final { scan-assembler "por\[^\\n\]*magic" } } */
9
/* { dg-final { scan-assembler "movdqa" } } */
10
/* { dg-final { scan-assembler-not "movaps\[^\\n\]*magic" } } */
11
 
12
/* Verify that we generate proper instruction with memory operand.  */
13
 
14
#include <xmmintrin.h>
15
static __m128i magic_a, magic_b;
16
__m128i
17
t1(void)
18
{
19
return _mm_and_si128 (magic_a,magic_b);
20
}
21
__m128i
22
t2(void)
23
{
24
return _mm_andnot_si128 (magic_a,magic_b);
25
}
26
__m128i
27
t3(void)
28
{
29
return _mm_or_si128 (magic_a,magic_b);
30
}
31
__m128i
32
t4(void)
33
{
34
return _mm_xor_si128 (magic_a,magic_b);
35
}
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.