OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [udivmod-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -m8bit-idiv" } */
3
 
4
unsigned int
5
foo (unsigned int x, unsigned int y)
6
{
7
   return x % y;
8
}
9
 
10
/* { dg-final { scan-assembler-times "divb" 1 } } */
11
/* { dg-final { scan-assembler-times "divl" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.