URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [udivmod-7.c] - Blame information for rev 762

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target { ! { ia32 } } } } */
/* { dg-options "-O2 -m8bit-idiv" } */
 
extern void abort (void);
 
void
test (unsigned long long x, unsigned long long y,
      unsigned long long q, unsigned long long r)
{
  if ((x / y) != q || (x % y) != r)
    abort ();
}
 
/* { dg-final { scan-assembler-times "divb" 1 } } */
/* { dg-final { scan-assembler-times "divq" 1 } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile { target { ! { ia32 } } } } */`
2			`/* { dg-options "-O2 -m8bit-idiv" } */`
3
4			`extern void abort (void);`
5
6			`void`
7			`test (unsigned long long x, unsigned long long y,`
8			`unsigned long long q, unsigned long long r)`
9			`{`
10			`if ((x / y) != q \|\| (x % y) != r)`
11			`abort ();`
12			`}`
13
14			`/* { dg-final { scan-assembler-times "divb" 1 } } */`
15			`/* { dg-final { scan-assembler-times "divq" 1 } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [udivmod-7.c] - Blame information for rev 762