OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [udivmod-8.c] - Blame information for rev 700

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { ! { ia32 } } } } */
2
/* { dg-options "-O2 -m8bit-idiv" } */
3
 
4
extern void foo (unsigned long long, unsigned long long,
5
                 unsigned long long, unsigned long long,
6
                 unsigned long long, unsigned long long);
7
 
8
void
9
bar (unsigned long long x, unsigned long long y)
10
{
11
  foo (0, 0, 0, 0, x / y, x % y);
12
}
13
 
14
/* { dg-final { scan-assembler-times "divb" 1 } } */
15
/* { dg-final { scan-assembler-times "divq" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.