OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [umod-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -mtune=atom" } */
3
 
4
extern void abort (void);
5
extern void exit (int);
6
 
7
unsigned char cx = 7;
8
 
9
int
10
main ()
11
{
12
  unsigned char cy;
13
 
14
  cy = cx / 6; if (cy != 1) abort ();
15
  cy = cx % 6; if (cy != 1) abort ();
16
 
17
  exit(0);
18
}
19
 
20
/* { dg-final { scan-assembler-times "divb" 1 } } */
21
/* { dg-final { scan-assembler-not "divw" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.