URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-2.c] - Blame information for rev 848

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -march=k8 -msse2 -mno-sse4" } */
 
#define vector __attribute__((vector_size(16)))
 
int a;
vector int f1(void) { return (vector int){ a, 0, 0, 0}; }
vector int f2(void) { return (vector int){ 0, a, 0, 0}; }
vector int f3(void) { return (vector int){ 0, 0, a, 0}; }
vector int f4(void) { return (vector int){ 0, 0, 0, a}; }
/* { dg-final { scan-assembler-not "movaps" } } */
/* { dg-final { scan-assembler-not "xor" } } */
/* { dg-final { scan-assembler-not "%mm" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -march=k8 -msse2 -mno-sse4" } */`
3
4			`#define vector __attribute__((vector_size(16)))`
5
6			`int a;`
7			`vector int f1(void) { return (vector int){ a, 0, 0, 0}; }`
8			`vector int f2(void) { return (vector int){ 0, a, 0, 0}; }`
9			`vector int f3(void) { return (vector int){ 0, 0, a, 0}; }`
10			`vector int f4(void) { return (vector int){ 0, 0, 0, a}; }`
11			`/* { dg-final { scan-assembler-not "movaps" } } */`
12			`/* { dg-final { scan-assembler-not "xor" } } */`
13			`/* { dg-final { scan-assembler-not "%mm" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-2.c] - Blame information for rev 848