OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-5.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
 
4
#define vector __attribute__((vector_size(16)))
5
 
6
float a, b;
7
vector float f1(void) { return (vector float){ 0.0, 0.0, a, a}; }
8
vector float f2(void) { return (vector float){ a, a, 0.0, 0.0}; }
9
vector float f3(void) { return (vector float){ 0.0, a, 0.0, a}; }
10
vector float f4(void) { return (vector float){ a, 0.0, a, 0.0}; }
11
 
12
vector float f5(void) { return (vector float){ 1.0, 1.0, a, a}; }
13
vector float f6(void) { return (vector float){ a, a, 1.0, 1.0}; }
14
vector float f7(void) { return (vector float){ 1.0, a, 1.0, a}; }
15
vector float f8(void) { return (vector float){ a, 1.0, a, 1.0}; }
16
 
17
vector float fa(void) { return (vector float){ 1.0, 1.0, 0.0, 0.0}; }
18
vector float fb(void) { return (vector float){ 1.0, 0.0, 1.0, 0.0}; }
19
vector float fc(void) { return (vector float){ 0.0, 1.0, 0.0, 1.0}; }
20
 
21
vector float fA(void) { return (vector float){ a, a, b, b}; }
22
vector float fB(void) { return (vector float){ a, b, a, b}; }
23
vector float fC(void) { return (vector float){ a, a, a, a}; }
24
 
25
/* { dg-final { scan-assembler-not "%mm" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.