URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vect-double-1.c] - Blame information for rev 762

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-skip-if "" { i?86-*-* x86_64-*-* } { "-march=*" } { "-march=core2" } } */
/* { dg-options "-O2 -ftree-vectorize -mfpmath=sse -march=core2 -fdump-tree-vect-stats" } */
 
extern void abort (void);
 
#ifndef STATIC
#define STATIC
#endif
 
#define N 16
 
double cb[N] = {0,3,6,9,12,15,18,21,24,27,30,33,36,39,42,45};
double ca[N];
 
STATIC void
__attribute__ ((noinline))
sse2_test (void)
{
  int i;
 
  for (i = 0; i < N; i++)
    {
      ca[i] = cb[i];
    }
 
  /* check results:  */
  for (i = 0; i < N; i++)
    {
      if (ca[i] != cb[i])
        abort ();
    }
}
 
/* { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect" } } */
/* { dg-final { cleanup-tree-dump "vect" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-skip-if "" { i?86-- x86_64-- } { "-march=" } { "-march=core2" } } /`
3			`/* { dg-options "-O2 -ftree-vectorize -mfpmath=sse -march=core2 -fdump-tree-vect-stats" } */`
4
5			`extern void abort (void);`
6
7			`#ifndef STATIC`
8			`#define STATIC`
9			`#endif`
10
11			`#define N 16`
12
13			`double cb[N] = {0,3,6,9,12,15,18,21,24,27,30,33,36,39,42,45};`
14			`double ca[N];`
15
16			`STATIC void`
17			`__attribute__ ((noinline))`
18			`sse2_test (void)`
19			`{`
20			`int i;`
21
22			`for (i = 0; i < N; i++)`
23			`{`
24			`ca[i] = cb[i];`
25			`}`
26
27			`/* check results: */`
28			`for (i = 0; i < N; i++)`
29			`{`
30			`if (ca[i] != cb[i])`
31			`abort ();`
32			`}`
33			`}`
34
35			`/* { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect" } } */`
36			`/* { dg-final { cleanup-tree-dump "vect" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vect-double-1.c] - Blame information for rev 762