OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vect8-ret.c] - Blame information for rev 848

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target ia32 } } */
2
/* { dg-options "-mmmx" { target i?86-*-solaris2.[89] *-*-vxworks* } } */
3
/* { dg-options "-mmmx -mvect8-ret-in-mem" } */
4
 
5
#include <mmintrin.h>
6
 
7
__m64
8
vecret (__m64 vect)
9
{
10
  return vect;
11
}
12
 
13
/* { dg-final { scan-assembler-times "movq" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.