OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [warn-vect-op-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { ! { ia32 } } } }  */
2
/* { dg-options "-mno-sse -Wvector-operation-performance" }  */
3
#define vector(elcount, type)  \
4
__attribute__((vector_size((elcount)*sizeof(type)))) type
5
 
6
int main (int argc, char *argv[])
7
{
8
  vector (8, short) v0 = {argc, 1, 15, 38, 12, -1, argc, 2};
9
  vector (8, short) v1 = {-4, argc, 2, 11, 1, 17, -8, argc};
10
  vector (8, short) res[] =
11
  {
12
    v0 + v1,          /* { dg-warning "expanded in parallel" }  */
13
    v0 - v1,          /* { dg-warning "expanded in parallel" }  */
14
    v0 > v1,          /* { dg-warning "expanded piecewise" }  */
15
    v0 & v1,          /* { dg-warning "expanded in parallel" }  */
16
    __builtin_shuffle (v0, v1),       /* { dg-warning "expanded piecewise" }  */
17
    __builtin_shuffle (v0, v1, v1)    /* { dg-warning "expanded piecewise" }  */
18
  };
19
 
20
  return res[argc][argc];
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.