URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [microblaze/] [isa/] [float.c] - Blame information for rev 801

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options "-O3 -mcpu=v6.00.a -mhard-float" } */`
2
3			`volatile float f1, f2, f3;`
4
5			`void float_func ()`
6			`{`
7			`/* { dg-final { scan-assembler "fmul\tr(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1])\[^0-9]" } } */`
8			`f1 = f2 * f3;`
9
10			`/* { dg-final { scan-assembler "fadd\tr(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1])\[^0-9]" } } */`
11			`f1 = f2 + f3;`
12
13			`/* { dg-final { scan-assembler "frsub\tr(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1])\[^0-9]" } } */`
14			`f1 = f2 - f3;`
15
16			`/* { dg-final { scan-assembler "fdiv\tr(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1]),r(\[0-9]\\|\[1-2]\[0-9]\\|3\[0-1])\[^0-9]" } } */`
17			`f1 = f2 / f3;`
18			`}`