OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [div-10.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-options "-O -mgp64 (-mips16)" } */
2
/* { dg-final { scan-assembler "\tdivu\t" } } */
3
/* { dg-final { scan-assembler "\tmflo\t" } } */
4
/* { dg-final { scan-assembler-not "\tmfhi\t" } } */
5
 
6
typedef unsigned int SI __attribute__((mode(SI)));
7
 
8
MIPS16 SI
9
f (SI x, SI y)
10
{
11
  return x / y;
12
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.