OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [extend-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-options "-O -mgp64 forbid_cpu=octeon.*" } */
2
/* { dg-final { scan-assembler-times "\tdsll\t" 5 } } */
3
/* { dg-final { scan-assembler-times "\tdsra\t" 5 } } */
4
/* { dg-final { scan-assembler-not "\tsll\t" } } */
5
 
6
#define TEST_CHAR(T, N)                         \
7
  NOMIPS16 T                                    \
8
  f##N (long long d, T *a, T *r)                \
9
  {                                             \
10
    T b = (signed char) d; *r = b + *a;         \
11
  }
12
#define TEST_SHORT(T, N)                        \
13
  NOMIPS16 T                                    \
14
  g##N (long long d, T *a, T *r)                \
15
  {                                             \
16
    T b = (short) d; *r = b + *a;               \
17
  }
18
#define TEST(T, N) TEST_CHAR (T, N) TEST_SHORT (T, N)
19
 
20
TEST (int, 1);
21
TEST (long long, 2);
22
TEST_CHAR (short, 3);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.