URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [msub-6.c] - Blame information for rev 724

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options "-O2 -march=5kc" } */`
2			`/* { dg-final { scan-assembler-not "\tmsub\t" } } */`
3			`/* { dg-final { scan-assembler "\tmul\t" } } */`
4			`/* { dg-final { scan-assembler "\tsubu\t" } } */`
5
6			`NOMIPS16 void f1 (int a) { a[0] = a[0] - a[1] a[2]; }`