URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-10.c] - Blame information for rev 697

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-options "-O2 -mgp64 (-mips16)" } */
/* { dg-final { scan-assembler "\tmult\t" } } */
/* { dg-final { scan-assembler-not "\tmflo\t" { xfail *-*-* } } } */
/* { dg-final { scan-assembler "\tmfhi\t" } } */
 
typedef int DI __attribute__((mode(DI)));
typedef int SI __attribute__((mode(SI)));
 
MIPS16 SI
f (SI x, SI y)
{
  return ((DI) x * y) >> 32;
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options "-O2 -mgp64 (-mips16)" } */`
2			`/* { dg-final { scan-assembler "\tmult\t" } } */`
3			`/* { dg-final { scan-assembler-not "\tmflo\t" { xfail --* } } } */`
4			`/* { dg-final { scan-assembler "\tmfhi\t" } } */`
5
6			`typedef int DI __attribute__((mode(DI)));`
7			`typedef int SI __attribute__((mode(SI)));`
8
9			`MIPS16 SI`
10			`f (SI x, SI y)`
11			`{`
12			`return ((DI) x * y) >> 32;`
13			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-10.c] - Blame information for rev 697