URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-options "-O -mgp64 (-mips16)" } */
/* { dg-final { scan-assembler "\tdmultu\t" } } */
/* { dg-final { scan-assembler "\tmfhi\t" } } */
/* { dg-final { scan-assembler "\tmflo\t" } } */
 
typedef unsigned int TI __attribute__((mode(TI)));
typedef unsigned int DI __attribute__((mode(DI)));
 
MIPS16 TI
f (DI x, DI y)
{
  return (TI) x * y;
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options "-O -mgp64 (-mips16)" } */`
2			`/* { dg-final { scan-assembler "\tdmultu\t" } } */`
3			`/* { dg-final { scan-assembler "\tmfhi\t" } } */`
4			`/* { dg-final { scan-assembler "\tmflo\t" } } */`
5
6			`typedef unsigned int TI __attribute__((mode(TI)));`
7			`typedef unsigned int DI __attribute__((mode(DI)));`
8
9			`MIPS16 TI`
10			`f (DI x, DI y)`
11			`{`
12			`return (TI) x * y;`
13			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-3.c] - Blame information for rev 691