URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-6.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-options "-O -mgp64 (-mips16)" } */
/* { dg-final { scan-assembler "\tdmultu?\t" } } */
/* { dg-final { scan-assembler "\tmflo\t" } } */
/* { dg-final { scan-assembler-not "\tmfhi\t" } } */
 
typedef int DI __attribute__((mode(DI)));
 
MIPS16 DI
f (DI x, DI y)
{
  return x * y;
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options "-O -mgp64 (-mips16)" } */`
2			`/* { dg-final { scan-assembler "\tdmultu?\t" } } */`
3			`/* { dg-final { scan-assembler "\tmflo\t" } } */`
4			`/* { dg-final { scan-assembler-not "\tmfhi\t" } } */`
5
6			`typedef int DI __attribute__((mode(DI)));`
7
8			`MIPS16 DI`
9			`f (DI x, DI y)`
10			`{`
11			`return x * y;`
12			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-6.c] - Blame information for rev 724