OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [octeon2-lx-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* { dg-do compile } */
2 
/* { dg-options "-march=octeon2 -O -mgp64" } */
3 
 
4 
#define TEST(N, R, T) \
5 
 T fll##N (T j, signed R *b, long long i) { return j + b[i]; } \
6 
 T gll##N (T j, unsigned R *b, long long i) { return j + b[i]; } \
7 
 T fi##N (T j, signed R *b, int i) { return j + b[i]; } \
8 
 T gi##N (T j, unsigned R *b, int i) { return j + b[i]; } \
9 
 
10 
TEST (1, char, int)
11 
TEST (2, char, long long)
12 
/* { dg-final { scan-assembler-times "\tlbx\t" 4 } } */
13 
/* { dg-final { scan-assembler-times "\tlbux\t" 4 } } */
14 
TEST (3, short, int)
15 
TEST (4, short, long long)
16 
/* { dg-final { scan-assembler-times "\tlhx\t" 4 } } */
17 
/* { dg-final { scan-assembler-times "\tlhux\t" 4 } } */
18 
TEST (5, int, long long)
19 
/* { dg-final { scan-assembler-times "\tlwx\t" 2 } } */
20 
/* { dg-final { scan-assembler-times "\tlwux\t" 2 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.